Regviz

Alif Semiconductor /AE512F80F55D5AS_CM55_HE_View /DMA2_SEC /DMA_INTCLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMA_INTCLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE512F80F55D5AS_CM55_HE_View/DMA2_SEC/DMA_INTCLR#0x0

31282724232019161512118743000000000000000000000000000000000000000000IRQ_CLR

Description

Interrupt Clear Register

Fields

IRQ_CLR

Controls the clearing of the IRQ outputs:

  • Bit [N] = 0x0: The status of IRQ[N] does not change.
  • Bit [N] = 0x1: The DMAC sets IRQ[N] low if the DMA_INTEN register programs the DMAC to signal an interrupt. Otherwise, the status of IRQ[N] does not change (see DMA_INTEN register).

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data